We seek one (1) Experienced RTL Design and Test Engineer for our team. The candidate should have proven multi-year experience on hardware RTL design, integration and validation with a background in European Research Projects. The candidate will participate in the R&D activities of FORTH in the context of the EuroHPC JU project eProcessor.